Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method, architecture and circuit for writing to and reading from a memory during a single cycle

Method, architecture and circuit for writing to and reading from a memory during a single cycle

US Patent 6122203 · Granted Sep 19, 2000

Estimated economic value: $19,562,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiple sensor data processor interface and relay2023
Multiple sensor data processor interface and relay2019
Multiple sensor data processor interface and relay2017
Temperature compensated PLL calibration2016
Adaptive equalizer utilizing eye diagram2015
Adaptive high dynamic range surface capacitive touchscreen controller2014
Method and apparatus for dynamically detecting environmental conditions and adju2012
Method and apparatus for overlaying flat and/or tree based data sets onto conten2010
Input buffer with adaptive trip point2010
Scannable flip-flop with non-volatile storage element and method2009
Multi-level slew and swing control buffer2009
Variable impedance sense architecture and method2009