Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and process of extracting gate-level descriptions from simulation tables for formal verification

System and process of extracting gate-level descriptions from simulation tables for formal verification

US Patent 6247165 · Granted Jun 12, 2001

Estimated economic value: $23,657,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Distributed test pattern generation and synchronization2025
Multi-cycle test generation and source-based simulation2025
Multiple clock and clock cycle selection for x-tolerant logic built in self test2024
Per-shift X-tolerant logic built-in self-test2022
Reducing X-masking effect for linear time compactors2021
Increasing compression by reducing padding patterns2019
Diagnosis and debug with truncated simulation2016
Diagnosis and debug using truncated simulation2015
Two-level compression through selective reseeding2015
Increasing PRPG-based compression by delayed justification2015
Fully X-tolerant, very high scan compression scan test systems and techniques2014
ATPG and compression by using majority gates2013