{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method and structure for SOI wafers to avoid electrostatic discharge", "item": "https://www.patentleaderboard.com/patent/6245600"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and structure for SOI wafers to avoid electrostatic discharge

Method and structure for SOI wafers to avoid electrostatic discharge

US Patent 6245600 · Granted Jun 12, 2001

Estimated economic value: $30,235,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Structure and method of latchup robustness with placement of through wafer via w2021
Method for forming FinFET device structure2020
Structure and method of latchup robustness with placement of through wafer via w2019
FinFET device structure and method for forming same2018
Structure and method of latchup robustness with placement of through wafer via w2017
Structure and method of latchup robustness with placement of through wafer via w2016
Structure and method of latchup robustness with placement of through wafer via w2016
Si and SiGeC on a buried oxide layer on a substrate2015
Structure, structure and method of latch-up immunity for high and low voltage in2015
ESD network circuit with a through wafer via structure and a method of manufactu2015
Structure, structure and method of latch-up immunity for high and low voltage in2015
Lateral diffusion field effect transistor with drain region self-aligned to gate2015