Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for gate-level simulation of synthesized register transfer level designs with source-level debugging

Method and apparatus for gate-level simulation of synthesized register transfer level designs with source-level debugging

US Patent 6240376 · Granted May 29, 2001

Estimated economic value: $25,171,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for gate-level simulation of synthesized register transfer 2002
Method and apparatus for gate-level simulation of synthesized register transfer 2002
Method and apparatus for removing timing hazards in a circuit design2001
Method and apparatus for removing timing hazards in a circuit design1998
Method and apparatus for removing timing hazards in a circuit design1998