Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for removing timing hazards in a circuit design

Method and apparatus for removing timing hazards in a circuit design

US Patent 6301553 · Granted Oct 9, 2001

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

FPGA-based hardware emulator system with an inter-FPGA connection switch2021
Efficient power analysis2020
Generating a circuit description for a multi-die field-programmable gate array2017
Efficient event detection2017
Generating a circuit description for a multi-die field-programmable gate array2016
Generating a circuit description for a multi-die field-programmable gate array2016
Method and apparatus for gate-level simulation of synthesized register transfer 2002
Method and apparatus for gate-level simulation of synthesized register transfer 2001
Method and apparatus for removing timing hazards in a circuit design1998
Method and apparatus for removing timing hazards in a circuit design1998