Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual barrier and conductor deposition in a dual damascene process for semiconductors

Dual barrier and conductor deposition in a dual damascene process for semiconductors

US Patent 6239021 · Granted May 29, 2001

Estimated economic value: $6,079,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Towel clip and storage device2025
Method and system for dynamically analyzing, modifying, and distributing digital2025
Method and system for dynamically analyzing, modifying, and distributing digital2023
Method and system for dynamically analyzing, modifying, and distributing digital2023
Method and system for dynamically analyzing, modifying, and distributing digital2021
Semiconductor device configured for avoiding electrical shorting2018
Method of identifying and replacing an object or area in a digital image with an2017
Method of identifying and replacing an object or area in a digital image with an2016
Copper based nitride liner passivation layers for conductive copper structures2016
Methods of forming a dielectric cap layer on a metal gate structure2015
Electroless fill of trench in semiconductor structure2015
User customized animated video and method for making the same2015