{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "EEPROM memory cell comprising a selection transistor with threshold voltage adjusted by implantation, and related manufacturing process", "item": "https://www.patentleaderboard.com/patent/6221717"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › EEPROM memory cell comprising a selection transistor with threshold voltage adjusted by implantation, and related manufacturing process

EEPROM memory cell comprising a selection transistor with threshold voltage adjusted by implantation, and related manufacturing process

US Patent 6221717 · Granted Apr 24, 2001

Estimated economic value: $26,811,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process for forming differential spaces in electronics device integrated on a se2011
Method for manufacturing non-volatile memory devices integrated in a semiconduct2008
Circuit structure with a parasitic transistor having high threshold voltage2003
Method for manufacturing electronic devices having non-volatile memory cells and2003
Mask programmed ROM inviolable by reverse engineering inspections and method of 2003
Method for obtaining a multi-level ROM in an EEPROM process flow2003
Process for manufacturing electronic devices having non-salicidated non-volatile2003
Process for producing a semiconductor memory device comprising mass-storage memo2003
Process for producing a semiconductor memory device comprising mass-storage memo2003
Process for producing a semiconductor memory device comprising mass-storage memo2003
Low resistance contact structure for a select transistor of EEPROM memory cells 2003
Anti-deciphering contacts2003