Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low resistance contact structure for a select transistor of EEPROM memory cells in a NO-DPCC process

Low resistance contact structure for a select transistor of EEPROM memory cells in a NO-DPCC process

US Patent 6548857 · Granted Apr 15, 2003

Estimated economic value: $12,150,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for manufacturing electronic devices having non-volatile memory cells and2003
Method for manufacturing electronic devices having non-volatile memory cells and2003
Mask programmed ROM inviolable by reverse engineering inspections and method of 2003
Method for obtaining a multi-level ROM in an EEPROM process flow2003
Method for obtaining a multi-level ROM in an EEPROM process flow2003
Process for manufacturing electronic devices having non-salicidated non-volatile2003
Process for manufacturing electronic devices having non-salicidated non-volatile2003
Process for producing a semiconductor memory device comprising mass-storage memo2003
Anti-deciphering contacts2003
Method for forming a multilevel ROM memory in a dual gate CMOS process, and corr2003
Method for forming a multilevel ROM memory in a dual gate CMOS process, and corr2003
Process for manufacturing electronic devices comprising high voltage MOS transis2002