Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for verifying timing in a hard-wired IC device modeled from an FPGA

Method for verifying timing in a hard-wired IC device modeled from an FPGA

US Patent 6219819 · Granted Apr 17, 2001

Estimated economic value: $57,440,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Current leakage management controller for reading from memory cells2024
Massage apparatus, system and method capable of deriving a parameter of an indiv2024
Method of and circuit for enabling variable latency data transfers2009
Programmable gate array and embedded circuitry initialization and processing2008
Method of enabling timing verification of a circuit design2008
Testing of an integrated circuit having an embedded processor2008
Circuit for and method of accessing instruction data written to a memory2008
Method of and circuit for verifying a data transfer protocol2008
Testing of an integrated circuit having an embedded processor2007
Method of and circuit for verifying a data transfer protocol2006
Generation of design views having consistent input/output pin definitions2006
Method and apparatus for synchronized buses2006