Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of enabling timing verification of a circuit design

Method of enabling timing verification of a circuit design

US Patent 7418679 · Granted Aug 26, 2008

Estimated economic value: $11,804,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Current leakage management controller for reading from memory cells2024
Detecting and reporting random reset faults for functional safety and other high2021
Clock generation for integrated circuit testing2019
Non-destructive online testing for safety critical applications2019
Clock monitor2015
Processor block ASIC core for embedding in an integrated circuit2012
Memory controller interface for an embedded processor block core in an integrate2011
Clocking for a hardwired core embedded in a host integrated circuit device2010
Method of and circuit for enabling variable latency data transfers2009
Method of and circuit for enabling variable latency data transfers2009
Programmable gate array and embedded circuitry initialization and processing2008
Testing of an integrated circuit having an embedded processor2008