{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Semiconductor memory array with buried drain lines and processing methods therefor", "item": "https://www.patentleaderboard.com/patent/6211547"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory array with buried drain lines and processing methods therefor

Semiconductor memory array with buried drain lines and processing methods therefor

US Patent 6211547 · Granted Apr 3, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Traffic management via internet of things (IoT) devices2021
Shared bit line array architecture for magnetoresistive memory2020
Stacked electronic device and method for fabricating the same2019
Stacked package device and method for fabricating the same2018
Package assembly including a semiconductor substrate in which a first portion of2017
Method and apparatus for improving the reliability of a connection to a via in a2017
Methods of making packages using thin Cu foil supported by carrier Cu foil2017
Resistive random access memory cell structure2016
Method and apparatus for incorporating passive devices in an integrated passive 2016
Recessed semiconductor substrates and associated techniques2016
Method and apparatus for mounting solder balls to an exposed pad or terminal of 2016
Systems and methods for increasing the read sensitivity of a resistive random ac2016