Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pipelined data cache with multiple ports and processor with load/store unit selecting only load or store operations for concurrent processing

Pipelined data cache with multiple ports and processor with load/store unit selecting only load or store operations for concurrent processing

US Patent 6202139 · Granted Mar 13, 2001

Estimated economic value: $6,055,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microprocessor with non-cacheable memory load prediction2024
Supporting multiple memory types in a memory slot2018
Prefetch unit for use with a cache memory subsystem of a cache memory hierarchy2010
Processor with dependence mechanism to predict whether a load is dependent on ol2008
System and method to prevent in-flight instances of operations from disrupting o2008
Store-to-load forwarding buffer using indexed lookup2008
Speculation pointers to identify data-speculative operations in microprocessor2007
Cache memory subsystem including a fixed latency R/W pipeline2007
System and method for modifying a load operation to include a register-to-regist2007
Load store unit with replay mechanism2007
System and method for handling exceptional instructions in a trace cache based p2006
General purpose register file architecture for aligned simd2006