Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low voltage single CMOS electrically erasable read-only memory

Low voltage single CMOS electrically erasable read-only memory

US Patent 6201732 · Granted Mar 13, 2001

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for determining fault sources for device failures2005
Correction of overlay offset between inspection layers2004
Method for selecting an optimal level of redundancy in the design of memories2004
Low voltage single supply CMOS electrically erasable read-only memory2003
Method and apparatus for injecting charge onto the floating gate of a nonvolatil2003
Method and apparatus for injecting charge onto the floating gate of a nonvolatil2002
Method for forming an EEPROM cell together with transistor for peripheral circui2002
Non-volatile latch2002
Method and apparatus for injecting charge onto the floating gate of a nonvolatil2002
Method for using inspection data for improving throughput of stepper operations 2000
Timing delay generator and method including compensation for environmental varia2000
Low voltage single CMOS electrically erasable read-only memory1999