Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable logic device with delay-locked loop

Programmable logic device with delay-locked loop

US Patent 6191613 · Granted Feb 20, 2001

Estimated economic value: $71,785,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clocking architecture for communicating synchronous and asynchronous clock signa2025
Systems and methods for imaging communication and control2024
Clocking architecture for communicating clock signals having different frequenci2024
Register integrity check in configurable devices2024
Distributed configuration of programmable devices2024
Systems and methods for imaging communication and control2023
Programmable device configuration memory system2022
Tracing status of a programmable device2022
Configuring programmable logic region via programmable network2021
Retaining memory during partial reconfiguration2021
Partial reconfiguration for Network-on-Chip (NoC)2021
Extend routing range for partial reconfiguration2020