Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Configuring programmable logic region via programmable network

Configuring programmable logic region via programmable network

US Patent 11169822 · Granted Nov 9, 2021

Estimated economic value: $141,066,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clocking architecture for communicating synchronous and asynchronous clock signa2025
Systems and methods for imaging communication and control2024
Clocking architecture for communicating clock signals having different frequenci2024
Register integrity check in configurable devices2024
Distributed configuration of programmable devices2024
Systems and methods for imaging communication and control2023
Programmable device configuration memory system2022
Tracing status of a programmable device2022
Unified programmable computational memory and configuration network2021
Multi-rank high bandwidth memory (HBM) memory2021
Retaining memory during partial reconfiguration2021
Integrating rows of input/output blocks with memory controllers in a columnar pr2021