Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for automatically generating interconnect patterns in programmable logic devices

Methods and apparatus for automatically generating interconnect patterns in programmable logic devices

US Patent 6167364 · Granted Dec 26, 2000

Estimated economic value: $117,653,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for performing compilation using multiple design flows2015
M/A for performing incremental compilation using top-down and bottom-up design a2013
Method and apparatus for performing path-level skew optimization and analysis fo2013
Method for adding device information by extending an application programming int2013
Method and apparatus for performing incremental compilation using top-down and b2012
Method and apparatus for comparing programmable logic device configurations2012
Early timing estimation of timing statistical properties of placement2012
Method and apparatus for compiling programmable logic device configurations2011
Methods for producing equivalent field-programmable gate arrays and structured a2011
Method and apparatus for performing path-level skew optimization and analysis fo2010
Performance visualization system2010
Method and apparatus for performing parallel slack computation2010