Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for performing path-level skew optimization and analysis for a logic design

Method and apparatus for performing path-level skew optimization and analysis for a logic design

US Patent 7853911 · Granted Dec 14, 2010

Estimated economic value: $31,320,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for performing parallel routing using a multi-threaded rout2023
Method and apparatus for performing fast incremental physical design optimizatio2021
Characterization of power delivery network in field programmable gate arrays or 2021
Methods for memory interface calibration2020
Method and apparatus for performing parallel routing using a multi-threaded rout2020
Method and apparatus for performing fast incremental physical design optimizatio2020
Method and apparatus for deriving signal activities for power analysis and optim2019
Methods for memory interface calibration2019
Method and apparatus for placing and routing partial reconfiguration modules2019
Method and apparatus for performing parallel routing using a multi-threaded rout2018
Apparatus for source-synchronous information transfer and associated methods2018
Method and apparatus for performing efficient incremental compilation2018