Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for comparing programmable logic device configurations

Method and apparatus for comparing programmable logic device configurations

US Patent 8161469 · Granted Apr 17, 2012

Estimated economic value: $12,323,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for utilizing patterns in data to reduce file size2016
Configurable hybrid adder circuitry2016
Method and apparatus for performing compilation using multiple design flows2015
Stacked die network-on-chip for FPGA2014
Stacked die network-on-chip for FPGA2014
M/A for performing incremental compilation using top-down and bottom-up design a2013
Method and apparatus for performing path-level skew optimization and analysis fo2013
Configurable hybrid adder circuitry2013
Method for adding device information by extending an application programming int2013
Method for adding device information by extending an application programming int2013
Method and apparatus for utilizing patterns in data to reduce file size2013
Method and apparatus for performing incremental compilation using top-down and b2012