Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Shallow trench isolation (STI) with bilayer of oxide-nitride for VLSI applications

Shallow trench isolation (STI) with bilayer of oxide-nitride for VLSI applications

US Patent 6140208 · Granted Oct 31, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for initializing resistive memory devices by applying voltages with d2024
Self-annealing data storage system2024
Processing unit with fast read speed memory device2024
Non-volatile memory structure with positioned doping2024
2T-1R architecture for resistive ram2024
Fast read speed memory device2023
Fractional program commands for memory devices2023
Non-volatile memory structure with positioned doping2023
2T-1R architecture for resistive RAM2023
Techniques for initializing resistive memory devices by applying voltages with d2022
Virtual bulk in semiconductor on insulator technology2022
Integrated circuit shield2022