Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of increasing package reliability by designing in plane CTE gradients

Method of increasing package reliability by designing in plane CTE gradients

US Patent 6127250 · Granted Oct 3, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for a collaborative interaction network2009
Interconnect module with reduced power distribution impedance2005
Dimensionally stable core for use in high density chip packages and a method of 2002
Substrate with die area having same CTE as IC2001
Multiple frequency processing to minimize manufacturing variability of high aspe2001
Method for minimizing warp in the production of electronic assemblies2001
Constraining ring for use in electronic packaging2001
Constraining ring for use in electronic packaging2001
Multiple frequency processing to minimize manufacturing variability of high aspe2000
Method for using fiducial schemes to increase nominal registration during manufa2000
Multiple frequency processing to minimize manufacturing variability of high aspe2000
Method for minimizing warp and die stress in the production of an electronic ass2000