Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique for ordering internal processor register accesses

Technique for ordering internal processor register accesses

US Patent 6122728 · Granted Sep 19, 2000

Estimated economic value: $51,516,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and circuits for early detection of a full queue2012
Method and circuits for early detection of a full queue2012
Method and circuits for early detection of a full queue2012
Central processing unit with multiple clock zones and operating method2011
High speed and high throughput digital communications processor with efficient c2010
Edge calibration for synchronous data transfer between clock domains2009
Apparatus and method for synchronizing multiple threads in an out-of-order micro2009
Adaptable data path for synchronous data transfer between clock domains2009
Versatile register file design for a multi-threaded processor utilizing differen2008
Count calibration for synchronous data transfer between clock domains2008
Digital communications processor2006
System and method for synchronizing multiple variable-frequency clock generators2006