Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a transistor having an improved sidewall gate structure

Method of forming a transistor having an improved sidewall gate structure

US Patent 6117741 · Granted Sep 12, 2000

Estimated economic value: $62,519,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic device with top side pin array and manufacturing method thereof2025
ESD protection circuit with isolated SCR for negative voltage operation2024
ESD protection circuit with isolated SCR for negative voltage operation2022
ESD protection circuit with isolated SCR for negative voltage operation2021
Electronic device with top side pin array and manufacturing method thereof2020
I-shaped gate electrode for improved sub-threshold MOSFET performance2020
Electronic device with top side pin array and manufacturing method thereof2019
Semiconductor device and method of manufacturing thereof2018
Diffusion resistor with reduced voltage coefficient of resistance and increased 2018
ESD protection circuit with isolated SCR for negative voltage operation2018
Semiconductor device and method of manufacturing thereof2018
Low-cost CMOS structure with dual gate dielectrics and method of forming the CMO2018