Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated placement and synthesis for timing closure of microprocessors

Integrated placement and synthesis for timing closure of microprocessors

US Patent 6080201 · Granted Jun 27, 2000

Estimated economic value: $38,700,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Short net pin alignment for routing2025
Enhanced alignment for global placement in a circuit2025
Power staple avoidance for routing via reduction2025
Region-based power grid generation through modification of an initial power grid2024
Memory element graph-based placement in integrated circuit design2021
Automated design closure with abutted hierarchy2021
Multi-cycle latch tree synthesis2021
Hierarchy-driven logical and physical synthesis co-optimization2021
Propagating constants of structured soft blocks while preserving the relative pl2020
Model-based refinement of the placement process in integrated circuit generation2020
Large cluster persistence during placement optimization of integrated circuit de2020
Enhancing stability of half perimeter wire length (HPWL)-driven analytical place2020