Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Large cluster persistence during placement optimization of integrated circuit designs

Large cluster persistence during placement optimization of integrated circuit designs

US Patent 10685160 · Granted Jun 16, 2020

Estimated economic value: $3,682,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Rule check heatmap prediction2025
Short net pin alignment for routing2025
Insertion delay and area tradeoff for buffering solution selection in clock tree2025
Hierarchically-aware buffering for clock structures2025
Enhanced alignment for global placement in a circuit2025
Power staple avoidance for routing via reduction2025
Display device and method of driving the same2025
Region-based power grid generation through modification of an initial power grid2024
Display device with compensated voltage supplied to scan driver2023
Machine-learning based clustering for clock tree synthesis2023
Grouping cells in cell library based on clustering2023
Streamlining data processing optimizations for machine learning workloads2023