Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Surface mount die: wafer level chip-scale package and process for making the same

Surface mount die: wafer level chip-scale package and process for making the same

US Patent 6075290 · Granted Jun 13, 2000

Estimated economic value: $42,391,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of fabricating a circuit module2020
Power supply module with electromagnetic-interference (EMI) shielding, cooling, 2017
Circuit module such as a high-density lead frame array (HDA) power module, and m2017
Packaged circuit with a lead frame and laminate substrate2017
Stacked inductor-electronic package assembly and technique for manufacturing sam2017
Method of manufacturing a packaged circuit including a lead frame and a laminate2015
Package leadframe for dual side assembly2015
Packaged semiconductor devices including pre-molded lead-frame structures, and r2015
Methods for manufacturing a radio frequency identification tag without aligning 2014
Bond pad configurations for semiconductor dies2013
Stacked power converter structure and method2013
Leadframe structures for semiconductor packages2013