Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital decimation filter and method for achieving fractional data rate reduction with minimal hardware or software overhead

Digital decimation filter and method for achieving fractional data rate reduction with minimal hardware or software overhead

US Patent 6057793 · Granted May 2, 2000

Estimated economic value: $18,963,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Synchronization of clock signals generated using output dividers2022
Method for generation of independent clock signals from the same oscillator2022
Synchronization of clock signals generated using output dividers2021
Fractional divider with error correction2020
Reference clock frequency change handling in a phase-locked loop2020
Gradual frequency transition with a frequency step2020
Systems devices and processes to support mobile device management of multiple co2019
Higher-order phase noise modulator to reduce spurs and quantization noise2015
Modified first-order noise-shaping dynamic-element-matching technique2014
Interpolative divider linearity enhancement techniques2014
Automatically switching power supply sources for a clock circuit2014
Video codec method and system2013