Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reference clock frequency change handling in a phase-locked loop

Reference clock frequency change handling in a phase-locked loop

US Patent 10727844 · Granted Jul 28, 2020

Estimated economic value: $13,904,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Using time-to-digital converters to delay signals with high accuracy and large r2025
Using time-to-digital converters to delay signals with high accuracy and large r2025
Using time-to-digital converters to delay signals with high accuracy and large r2024
Using time-to-digital converters to delay signals with high accuracy and large r2024
Calibration of a time-to-digital converter using a virtual phase-locked loop2024
Calibration of a time-to-digital converter using a virtual phase-locked loop2023
Using time-to-digital converters to delay signals with high accuracy and large r2022
Using time-to-digital converters to delay signals with high accuracy and large r2022
Synchronization of clock signals generated using output dividers2022
Synchronization of clock signals generated using output dividers2022
Calibration of a time-to-digital converter using a virtual phase-locked loop2022
Method for generation of independent clock signals from the same oscillator2022