Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for detecting process sensitivity to integrated circuit layout using wafer to wafer defect inspection device

Method and apparatus for detecting process sensitivity to integrated circuit layout using wafer to wafer defect inspection device

US Patent 6040912 · Granted Mar 21, 2000

Estimated economic value: $7,844,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for detecting sequential processing effects using on-tool randomization2005
Method for detecting and categorizing defects2002
Method for detecting process sensitivity to integrated circuit layout by compoun2000
Method of exhaust control for spin-on films with reduced defects1999
Automatic defect classification individual defect predicate value retention1999