Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable logic array structure having reduced parasitic loading

Programmable logic array structure having reduced parasitic loading

US Patent 6034543 · Granted Mar 7, 2000

Estimated economic value: $430,213,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Split accumulator with a shared adder2025
Low power hardware architecture for handling accumulation overflows in a convolu2024
Low power hardware architecture for a convolutional neural network2024
Microwave-assisted magnetic recording (MAMR) head slider with diamoind-like carb2024
Systems and methods for performing matrix multiplication with a plurality of pro2024
Multiply accumulate (MAC) unit with split accumulator2024
Multiply accumulate (MAC) unit with split accumulator2024
Multi-mode architecture for unifying matrix multiplication, 1×1 convolution and 2024
Multi-mode architecture for unifying matrix multiplication, 1×1 convolution and 2024
Low power hardware architecture for a convolutional neural network2024
Disk drive thermally assisted magnetic recording head having a slider and a tilt2020
Manufacturing method for a head slider coated with DLC2017