Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low power hardware architecture for handling accumulation overflows in a convolution operation

Low power hardware architecture for handling accumulation overflows in a convolution operation

US Patent 12165041 · Granted Dec 10, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

AI accelerator integrated circuit chip with integrated cell-based fabric adapter2025
AI accelerator integrated circuit chip with integrated cell-based fabric adapter2025
Split accumulator with a shared adder2025
Split accumulator with a shared adder2025
Methods and systems for processing read-modify-write requests2025
Low power hardware architecture for a convolutional neural network2024
Low power hardware architecture for a convolutional neural network2024
Low power hardware architecture for a convolutional neural network2024
Low power hardware architecture for a convolutional neural network2024
Microwave-assisted magnetic recording (MAMR) head slider with diamoind-like carb2024
Methods for arbitrating the role of bus master among a plurality of host devices2024
Systems and methods for performing matrix multiplication with a plurality of pro2024