Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of handling arbitrary size message queues in which a message is written into an aligned block of external registers within a plurality of external registers

Method of handling arbitrary size message queues in which a message is written into an aligned block of external registers within a plurality of external registers

US Patent 6029212 · Granted Feb 22, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Container and method of forming a container2025
Connector2025
Processor data cache with shared mid-level cache and low-level cache2025
Secure low-latency chip-to-chip communication2024
Low latency inter-chip communication mechanism in a multi-chip processing system2024
Methods and systems for distributing memory requests2024
Switch device for facilitating switching in data-driven intelligent network2023
Method and apparatus for managing global chip power on a multicore system on chi2023
Limiting backpressure with bad actors2023
Low latency inter-chip communication mechanism in a multi-chip processing system2023
Methods and systems for distributing memory requests2023
Methods and systems for distributing memory requests2021