Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self aligned DMOS transistor and method of fabrication

Self aligned DMOS transistor and method of fabrication

US Patent 6025231 · Granted Feb 15, 2000

Estimated economic value: $157,512,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tracking temperature compensation of an x/y stress independent resistor2023
Protection of drain extended transistor field oxide2022
Tracking temperature compensation of an x/y stress independent resistor2022
Drain extended transistor2021
LDMOS device with body diffusion self-aligned to gate2021
Drain centered LDMOS transistor with integrated dummy patterns2020
Drift region implant self-aligned to field relief oxide with sidewall dielectric2020
Dynamic biasing to mitigate electrical stress in integrated resistors2020
Drift region implant self-aligned to field relief oxide with sidewall dielectric2019
Drain centered LDMOS transistor with integrated dummy patterns2019
Drift region implant self-aligned to field relief oxide with sidewall dielectric2018
LDMOS device with body diffusion self-aligned to gate2018