Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Drain centered LDMOS transistor with integrated dummy patterns

Drain centered LDMOS transistor with integrated dummy patterns

US Patent 10879387 · Granted Dec 29, 2020

Estimated economic value: $32,545,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Moveable wing tip arrangements2025
LOCOS fillet for drain reduced breakdown in high voltage transistors2025
System for determining leakage current of a field effect transistor over tempera2025
High voltage avalanche diode for active clamp drivers2025
Transistor device with buffered drain2025
Reducing transistor breakdown in a power FET current sense stack2025
Wide angle optical angle sensor2025
Control of locos structure thickness without a mask2025
Portable power supply2025
Vertical deep trench and deep trench island based deep n-type well diode and dio2025
Wing-box structure2025
Switching regulator with configurable snubber2025