{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Flash EEPROM with controlled discharge time of the word lines and source potentials after erase", "item": "https://www.patentleaderboard.com/patent/5999456"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Flash EEPROM with controlled discharge time of the word lines and source potentials after erase

Flash EEPROM with controlled discharge time of the word lines and source potentials after erase

US Patent 5999456 · Granted Dec 7, 1999

Estimated economic value: $37,512,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Variable page size architecture2025
Accessing memory cells in a vertical memory array2025
Multiply operation circuit, multiply and accumulate circuit, and methods thereof2025
Providing power availability information to memory2024
Memory device with data scrubbing capability and methods2024
Decoder architecture for memory device2024
Variable page size architecture2024
Wordline capacitance balancing2024
Systems and methods for adaptive self-referenced reads of memory devices2024
Vertical 3D memory device and accessing method2024
Vertical 3D memory device and method for manufacturing the same2023
Memory system tester using test pad real time monitoring2023