Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Decoder architecture for memory device

Decoder architecture for memory device

US Patent 12051463 · Granted Jul 30, 2024

Estimated economic value: $28,317,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Counter-based sense amplifier method for memory cells2025
Counter-based sense amplifier method for memory cells2025
Counter-based methods and systems for accessing memory cells2025
Counter-based methods and systems for accessing memory cells2025
Variable page size architecture2025
Memory array seasoning2025
Memory die stack chip ID-based command structure2025
Threshold compensated detector for memory sense2025
Accessing memory cells in a vertical memory array2025
Varying-polarity read operations for polarity-written memory cells2025
Transistor configurations for vertical memory arrays2025
Multiply operation circuit, multiply and accumulate circuit, and methods thereof2025