Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Guard wall to reduce delamination effects within a semiconductor die

Guard wall to reduce delamination effects within a semiconductor die

US Patent 5986315 · Granted Nov 16, 1999

Estimated economic value: $116,169,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power supplies with multiple output ports, and control methods thereof2025
Carbon nanotube fuse element2010
Thermally coupling electrically decoupling cooling device for integrated circuit2003
Thermally coupling electrically decoupling cooling device for integrated circuit2003
Merging dummy structure representations for improved distribution of artifacts i2000
Via hole profile and method of fabrication1999
Single poly devices for monitoring the level and polarity of process induced cha1998
Anchored via connection1997
Via hole profile and method of fabrication1995
Tri-layer titanium coating for an aluminum layer of a semiconductor device1994
Method of forming a guard wall to reduce delamination effects1993
Method of forming a guard wall to reduce delamination effects1993