Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Prolonging a polysilicon layer in smaller memory cells to prevent polysilicon load punch through

Prolonging a polysilicon layer in smaller memory cells to prevent polysilicon load punch through

US Patent 5986310 · Granted Nov 16, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for protecting STI structures with low etching rate liners2003
Method of forming self-aligned unlanded via holes2001
Method for forming via holes2000
Method for manufacturing MOS device with adjustable source/drain extensions1999
High load resistance implemented in a separate polysilicon layer with diffusion 1999
Method for reducing antenna effect during plasma etching procedure for semicondu1999