Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for protecting STI structures with low etching rate liners

Method for protecting STI structures with low etching rate liners

US Patent 6518148 · Granted Feb 11, 2003

Estimated economic value: $2,923,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Chip package and method for forming the same2025
Sensing device and control method2022
Method for multi-level interconnection memory device2012
Deep trench device with single sided connecting structure and fabrication method2011
Method of fabricating a field-effect transistor having robust sidewall spacers2011
Electrical device and method for fabricating the same2010
Multi-level interconnection memory device2010
Semiconductor device and method for fabricating the same2010
Method for fabricating recessed gate MOS transistor device2010
Semiconductor memory device and fabrication method thereof2009
Deep trench device with single sided connecting structure and fabrication method2009
Nonvolatile semiconductor memory device2009