Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Static random access memory cell having buried sidewall transistors, buried bit lines, and buried vdd and vss nodes

Static random access memory cell having buried sidewall transistors, buried bit lines, and buried vdd and vss nodes

US Patent 5981995 · Granted Nov 9, 1999

Estimated economic value: $2,369,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Minimizing transistor size in integrated circuits2006
Oxygen implantation for reduction of junction capacitance in MOS transistors2002
Electrical alignment test structure using local interconnect ladder resistor2002
Modulation of gate polysilicon doping profile by sidewall implantation2001
Gate structure having polysilicon layer with recessed side portions2001
Minimizing transistor size in integrated circuits2001
Method of asymmetrically doping a region beneath a gate2001
Forming minimal size spaces in integrated circuit conductive lines2001
Polysilicon gate having a metal plug, for reduced gate resistance, within a tren2000
Minimizing transistor size in integrated circuits2000
Static random access memory cell having buried sidewall capacitors between stora2000
Forming local interconnects in integrated circuits2000