Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for etching memory gate stack using thin resist layer

Method for etching memory gate stack using thin resist layer

US Patent 5977601 · Granted Nov 2, 1999

Estimated economic value: $2,027,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for improving conductivity and blue light filtering efficiency of transpa2024
Controlling critical dimensions of structures formed on a wafer in semiconductor2009
Method of forming highly conductive semiconductor structures via plasma etch2007
Method for forming SAC using a dielectric as a BARC and FICD enlarger2005
Method for forming SAC using a dielectric as a BARC and FICD enlarger2005
Method of making a memory cell with polished insulator layer2005
Combined optical profilometry and projection microscopy of integrated circuit st2003
Method for fabricating a conductive structure for a semiconductor device2003
Use of organic spin on materials as a stop-layer for local interconnect, contact2003
Silicon barrier layer to prevent resist poisoning2003
Method of high density plasma metal etching2003
Method of high density plasma metal etching2003