Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout pattern for improved MOS device matching

Layout pattern for improved MOS device matching

US Patent 5952698 · Granted Sep 14, 1999

Estimated economic value: $2,758,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual facing BSI image sensors with wafer level stacking2024
Cell layout and structure2022
Integrated circuit including a low-noise amplifying circuit with asymmetrical so2021
Dual facing BSI image sensors with wafer level stacking2021
Conductive line patterning2021
Radio frequency amplification device capable of detecting the frequency band2021
Cell layout and structure2020
Methods for hybrid wafer bonding integrated with CMOS processing2019
Dual facing BSI image sensors with wafer level stacking2019
Mask optimization for multi-layer contacts2019
Conductive line patterning2019
Cell layout and structure2018