Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bias scheme to reduce burn-in test time for semiconductor memory while preventing junction breakdown

Bias scheme to reduce burn-in test time for semiconductor memory while preventing junction breakdown

US Patent 5949726 · Granted Sep 7, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power reducing logic and non-destructive latch circuits and applications2016
Apparatus having an embedded 3D hybrid integration for optoelectronic interconne2015
Apparatus having thermal-enhanced and cost-effective 3D IC integration structure2013
Power reducing logic and non-destructive latch circuits and applications2013
Power reducing logic and non-destructive latch circuits and applications2012
Execution unit for performing shuffle and other operations2010
Method to test auto-refresh and self refresh circuitry2001
Power down system for regulated internal voltage supply in DRAM2001
Semiconductor memory device with function of equalizing voltage of dataline pair2001
Method and apparatus of an output buffer for controlling the ground bounce of a 2000
Dynamic precharge redundant circuit for semiconductor memory device2000
Power down scheme for regulated sense amplifier power in dram2000