Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power reducing logic and non-destructive latch circuits and applications

Power reducing logic and non-destructive latch circuits and applications

US Patent 8305112 · Granted Nov 6, 2012

Estimated economic value: $14,021,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Simulating die rotation to minimize area overhead of reticle stitching for stack2025
Removing upstream dead cycles in a data communications bus2016
Power reducing logic and non-destructive latch circuits and applications2016
Power reducing logic and non-destructive latch circuits and applications2016
Power reducing logic and non-destructive latch circuits and applications2016
Adaptive control loop protection for fast and robust recovery from low-power sta2016
Apparatus having an embedded 3D hybrid integration for optoelectronic interconne2015
Apparatus having thermal-enhanced and cost-effective 3D IC integration structure2013
Power reducing logic and non-destructive latch circuits and applications2013
Power reducing logic and non-destructive latch circuits and applications2013
Power reducing logic and non-destructive latch circuits and applications2013
System and method for reducing power consumption in a device using register file2013