{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Power down scheme for regulated sense amplifier power in dram", "item": "https://www.patentleaderboard.com/patent/6141285"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power down scheme for regulated sense amplifier power in dram

Power down scheme for regulated sense amplifier power in dram

US Patent 6141285 · Granted Oct 31, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power reducing logic and non-destructive latch circuits and applications2016
Apparatus having an embedded 3D hybrid integration for optoelectronic interconne2015
Remote controllable video display system and controller and method therefor2014
Apparatus having thermal-enhanced and cost-effective 3D IC integration structure2013
Power reducing logic and non-destructive latch circuits and applications2013
Integrated device with AC to DC conversion function and integrated circuit using2013
Power reducing logic and non-destructive latch circuits and applications2012
Method for estimation of signal frequency and displacement estimation method and2012
Optical mouse and image capture chip thereof2011
Execution unit for performing shuffle and other operations2010
One dimensional feature enhancement2010
Photo driver circuit with power saving function and method thereof2009