Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor interconnect structure with air gap for reducing intralayer capacitance in metal layers in damascene metalization process

Semiconductor interconnect structure with air gap for reducing intralayer capacitance in metal layers in damascene metalization process

US Patent 5949143 · Granted Sep 7, 1999

Estimated economic value: $3,060,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

One-mask MTJ integration for STT MRAM2015
Electrically broken, but mechanically continuous die seal for integrated circuit2015
Predictive modeling of contact and via modules for advanced on-chip interconnect2013
Intertwined finger capacitors2012
Method and apparatus for estimating resistance and capacitance of metal intercon2011
Circuit simulator parameter extraction using a configurable ring oscillator2010
Test structure used to measure metal bottom coverage in trenches and vias/contac2002
Method of improving MOS device performance by controlling degree of depletion in2001
Method of producing air gap for reducing intralayer capacitance in metal layers 2001
Electron bean curing of low-k dielectrics in integrated circuits2001
Test structure used to measure metal bottom coverage in trenches and vias/contac2000
Method for quantifying ultra-thin dielectric reliability: time dependent dielect2000