Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to minimize watermarks on silicon substrates

Method to minimize watermarks on silicon substrates

US Patent 5932493 · Granted Aug 3, 1999

Estimated economic value: $33,855,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Subtractive source drain contact for stacked devices2025
Method and structure of forming independent contact for staggered CFET2025
Method and structure of forming sidewall contact for stacked FET2025
Semiconductor backside transistor integration with backside power delivery netwo2025
Stacked FET SRAM2025
Gate stacks with multiple high-κ dielectric layers2024
High aspect ratio shared contacts2024
Stacked FET SRAM2024
Biological information monitoring system2021
FinFET based ZRAM with convex channel region2021
Biometric information monitoring system2021
Fabricating tapered semiconductor devices2020