Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Two step thermal treatment procedure applied to polycide structures deposited using dichlorosilane as a reactant

Two step thermal treatment procedure applied to polycide structures deposited using dichlorosilane as a reactant

US Patent 5923988 · Granted Jul 13, 1999

Estimated economic value: $1,440,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor structure and manufacturing method thereof2024
Semiconductor device having a wall structure surrounding a stacked gate structur2024
Method of making a semiconductor structure2023
Semiconductor structure and method for forming the same2021
Semiconductor structure2021
Non-volatile memory having an erase gate formed between two floating gates with 2020
Semiconductor structure and method for forming the same2019
Contact structure for high aspect ratio and method of fabricating the same2019
Memory cell and fabricating method thereof2018
Flash memory device having high coupling ratio2017
Semiconductor structure and method for forming the same2017
Method for fabricating semiconductor structure with passivation sidewall block2017