Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device having a wall structure surrounding a stacked gate structure

Semiconductor device having a wall structure surrounding a stacked gate structure

US Patent 11925017 · Granted Mar 5, 2024

Estimated economic value: $11,054,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device and method of manufacturing the same2025
Semiconductor device having non-continuous wall structure surrounding a stacked 2025
MOSFET device structure with air-gaps in spacer and methods for forming the same2025
Semiconductor arrangement with airgap and method of forming2025
Method of making semiconductor structure including buffer layer2025
Back side illuminated image sensor device with select dielectric layers on the b2025
Polysilicon removal in word line contact region of memory devices2025
Back side illuminated image sensor device with select dielectric layers on the b2025
Memory device and manufacturing method thereof2025
Edge-trimming methods for wafer bonding and dicing2025
Semiconductor wafer with devices having different top layer thicknesses2025
Semiconductor wafer with devices having different top layer thicknesses2025