Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-test circuit and method utilizing interlaced scanning for testing a semiconductor memory device

Self-test circuit and method utilizing interlaced scanning for testing a semiconductor memory device

US Patent 5917832 · Granted Jun 29, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device having repairable penetration electrode2018
Adaptable scan chains for debugging and manufacturing test purposes2000
Low cost emulation scheme implemented via clock control using JTAG controller in1998
Clock generation for testing of integrated circuits1998
Structure and method for SDRAM dynamic self refresh entry and exit using JTAG1998
Integrated circuit having clock-line control and method for testing same1996