Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock generation for testing of integrated circuits

Clock generation for testing of integrated circuits

US Patent 5805608 · Granted Sep 8, 1998

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device having repairable penetration electrode2018
Execution unit for processing a data stream independently and in parallel2002
Adaptable scan chains for debugging and manufacturing test purposes2000
Self-test circuit and method utilizing interlaced scanning for testing a semicon1999
Synchronous multiplexer for clock signals1999
Ternary based shifter that supports multiple data types for shift functions1998
Low cost emulation scheme implemented via clock control using JTAG controller in1998
Structure and method for SDRAM dynamic self refresh entry and exit using JTAG1998
Integrated circuit having clock-line control and method for testing same1996